Regviz

NXP Semiconductors /MIMXRT1062 /IOMUXC_SNVS /SW_MUX_CTL_PAD_WAKEUP

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_WAKEUP

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/MIMXRT1062/IOMUXC_SNVS/SW_MUX_CTL_PAD_WAKEUP#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0MUX_MODE 0 (DISABLED)SION

SION=DISABLED

Description

SW_MUX_CTL_PAD_WAKEUP SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

5 (ALT5): Select mux mode: ALT5 mux port: GPIO5_IO00 of instance: gpio5

7 (ALT7): Select mux mode: ALT7 mux port: NMI_GLUE_NMI of instance: nmi_glue
SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad WAKEUP

Links

()

Register License

Copyright 2016-2019 NXP All rights reserved.

SPDX-License-Identifier: BSD-3-Clause

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data